

# FEATURES

- 75dB Dynamic Range
- Surface Mount SO Package
- Adjustable Log Slope and Offset
- OdBm RF Limiting Output
- 60dBm Limiting Range
- 2V Video Output Range
- Low Power (Typ. 1W)
- Temperature Range (T<sub>CASE</sub>) -55°C to +125°C

# **APPLICATIONS**

- Ultra Wideband Log Receivers
- Channelised and Monopulse Radar
- Instrumentation

# **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage	±6.0V
Storage Temperature	-65℃ to +175℃
Junction Temperature	+175℃
Thermal Resistance	
Die-to-case	15.5℃/W
Die-to-ambient	76.5℃/W
Applied DC voltage to RF input	±400mV
Applied RF power to RF input	+15dBm

Data Sheet 210892 issue 3 Jul-12

#### Ordering Information

PS13201 M1C8A4 (Miniature Ceramic package in tubes) PS13201 C1C8A4 (Miniature Ceramic package in tubes) PS13201 (Probe-tested bare die)

## Equivalent Parts: SL3522

# DESCRIPTION

The PS13201 is a monolithic seven stage successive detection logarithmic amplifier integrated circuit for use in the 100MHz to 500MHz frequency range. It features an on-chip video amplifier with provision for external adjustment of log slope and offset. It also features a balanced RF output. The PS13201 operates from supplies of  $\pm$ 5V.

## ESD PROTECTION

To achieve the high frequency performance there are no ESD protection structures on the RF input pins (27, 28). These pins are **highly static sensitive**, typically measured as 250V using MIL-STD-883 method 3015. Therefore, ESD handling precautions are **essential** to avoid degradation of performance or permanent damage to this device.




Fig. 1 Pin connections top view






Fig.2 Functional block diagram

# **ELECTRICAL CHARACTERISTICS**

The electrical characteristics are guaranteed over the following range of operating conditions, using test circuit in Fig. 3 (unless otherwise stated):

Military: Commercial:	PS13201M1C8A4, PS13201 PS13201C1C8A4	-55°C to +125°C ( $T_{CASE}$ ) 0°C to +70°C ( $T_{CASE}$ )
<b>Supply voltage:</b> V <sub>CC</sub> : V <sub>EE</sub> :	+4.50V to +5.50V (all grades) -4.5V to -5.50V (all grades)	
<b>Frequency</b> Rg, Ro, Rt Video output load	100MHz to 500MHz 1.5KΩ 200Ω//20pF	
Test conditions (unless oth	•	X
Temperature:	PS13201M1C8A4 :+25°C, +125°C & -55°C (T <sub>CA</sub> PS13201C1C8A4 :+25°C PS13201 : +25°C	SE)
Supply voltage:	$V_{CC} = +5.0V$ $V_{EE} = -5.0V$	



Parameter	Pin	Value			Units	Conditions	
Falameter	F 111	Min.	Тур.	Max.		Conditions	
Positive supply current	14, 15		28	35	mA	Vcc = +5.0V	
(quiescent)							
Negative supply current	ALL VEE		150	175	mA	VEE = -5.0V See note 1	
(quiescent)	Pins		180	210	mA	VEE = -5.0V See note 2	
Dynamic range		75			dB	100 to 400MHz See note 1, 3	
		70			dB	See note 1, 4	
Linearity		-1		+1	dB	Tcase = -55°C	
		-1		+1	dB	TCASE = +25°C	
		-1.25		+1.25	dB	T <sub>CASE</sub> = +125 °C	
Video output range	13	1.30	1.75	2.00	V		
Video slope	13	18	21	24	mV/dB		
Video slope variation	13	-5		+5	%	See note 5	
Video slope adjust range	13	±20	±30		%	$R_G = 1k\Omega$ to 2.2k $\Omega$	
Video offset	13	-0.1	+0.25	+0.5	V		
Video offset variation	13		-05		mV/°C	TCASE = +25°C	
Video offset adjust range	13	±0.5			V	$Ro = 1k\Omega$ to $2.2k\Omega$	
Video trim reference voltage	17, 18, 19	-0.59	-0.54	-0.49	V		
Video output impedance	13		10		Ω	See note 8	
Video rise time	13		16		ns	10% - 90% (60dB step) See note 7	
Input VSWR	27, 28		1.5:1			$Zs = 50\Omega$ See note 7	
RF bandwidth	9, 10		450		MHz	T <sub>CASE</sub> = +25°C RFIN = -70dBm	
						See notes 2, 7	
RF limiting range	9, 10		60		dB	See notes 2, 6, 7	
RF limited output level	9, 10	-3.0	-1.0	+1.0	dBm	R1 = $50\Omega$ single ended, See note 2	
RF output impedance	9, 10		50		Ω	Single ended See notes 2, 8	
Phase variation with RF			15		Degrees	Freq = 300MHz RFIN = -60 to +10dBm	
Input level						See notes 2, 7	
Phase tracking between			3		Degrees	TCASE = +25°C FREQ = 300MHz	
units						See notes 2, 7	

### Notes

1 RF output buffer OFF (pin 8 disconnected from 0V) 2 RF output buffer ON (pin 8 connected to 0V)

- 3 Minimum dynamic range under any single set of operating conditions
- 4 Log linearity guaranteed for pin = -64dBm to +6dBm for ALL supply, temperature and frequency conditions
- 5 Full range of supply, temperature and frequency conditions
- 6 Input limiting range typically -50dBm to +10dBm
- 7 Not tested, but guaranteed by characterisation
- 8 Not tested, but guaranteed by design



The PS13201 CANNOT be GUARANTEED to operate below 100MHz and meet the electrical characteristics shown above. However, characterisation has shown that the device can still function adequately down to frequencies of 50MHz, with the following reservations:-

- 1. The video bandwidth is fixed to approx 40MHz a certain amount of carrier breakthrough on the video O/P (pin 13) will occur, with input signal frequencies below 100MHz.
- There are 2 RF coupling capacitors (20pF) on-chip, which couple the output signal from stage 3 to the input of stage 4 (ref Fig. 24). These can introduce undesirable limiting phase performance for input signal frequencies below 100MHz.




Fig.3 Test circuit

# **PRODUCT DESCRIPTION**

The PS13201 is a complete monolithic successive detection Log/limiting amplifier which can operate over an input frequency range of 100MHz to 500MHz. Producing a log/lin characteristic for input signals between -64dBm and +6dBm, the log amplifier can provide an accuracy of better than  $\pm$ 1.00dB at case temperatures of -55°C and +25°C and an accuracy of better than  $\pm$ 1.25dB at +125°C. The dynamic range is better than 75dB over a frequency range of 100MHz to 400MHz. The graph in fig 4 shows how the dynamic range is guaranteed over frequency.



The PS13201 consists of 6 Gain stages, 7 Detector stages, a limiting RF Output buffer and a Video Output amplifier. The power supply connections to each section are isolated from each other to aid stability.

The PS13201 consumes 1.1W of power when ALL parts of the circuit are powered up from a  $\pm 5.0V$  power supply. As the circuit uses a differential architecture, the power consumption of the RF gain/detector stages and RF Output Buffer will be independent of RF input signal level. However, the Video Output (pin 13) is driven by a single ended emitter

follower and so the power consumption of the Video amplifier will vary with RF input signal level between pins 27 and 28.(upto 10mA over 2V video output range with max video load of  $200\Omega$  //20pF) The PS13201 has a high RF gain (>50dB) across a wide bandwidth (>450MHz) when the limiting RF Output Buffer is enabled. The limiting RF Output Buffer provides a balanced Limited Output level of nominally –1.0dBm on each RF Output connection (pin 9 and 10), for RF input signal levels on pins 27 and 28 in excess of –50dBm.

The limiting RF Output Buffer can be isolated from the other sections of the PS13201, by disconnecting the RF Output Buffer GND (pin 8) from 0V, and leave the pin floating. This feature aids stability in applications NOT requiring a Limited RF Output signal, and lowers the power consumption of the PS13201 to 0.95Watts, when the other sections are powered up from a  $\pm 5.0V$  power supply.

Each of the Gain and Detector stages has approximately 12dB of gain, and a significant amount of on-chip RF decoupling (200pF per stage), also to aid stability. The Video amplifier provides a positive going output signal proportional to the log of the amplitude of an RF input applied between pins 27 and 28. The gain and the offset of the Video amplifier can be adjusted by 3 resistors; RG, RT, and RO which are connected to Gain adjust (pin 19),Trim reference (pin 18) and Offset adjust (pin 17). With RT set to  $1.5k_{\wedge}$ , RG can be set to any value between  $1k\Omega$  and  $2k2\Omega$  and achieve a range in Video Slope of  $\pm 20\%$ , centred on 21mV/dB. Similarly, RO can be set to any value between  $1k\Omega$  and  $2.2K\Omega$  and achieve an offset range of  $\pm 0.5V$ , which should allow the Video Offset to be trimmed to 0V if required.

The RF input pins (27 and 28) have a  $50\Omega$  terminating resistor connected between them on-chip. These are capacitively coupled to the I/P gain stage with 20pF on-chip capacitors. (Refer to APPLICATION NOTES section for information on how to connect an RF input signal to the device).




Fig.4 Plot showing guaranteed dynamic range v. frequency (typical achievable dynamic range lines indicated across temperature)



## **APPLICATION NOTES**

### 1) VIDEO-AMPLIFIER

The PS13201 uses a single ended Video amplifier to produce a trimmable Video transfer characteristic. Both the gain (Slope) and Offset of the amplifier can be externally adjusted.

### a) Gain and Offset trimming (ref Applications circuits in Figs 5 and 6)

The Gain and Offset control is achieved by adjusting RG and RO respectively. The control is dependent upon their difference from the Trim reference resistor, RT. Adjustment of Gain has an effect on Offset, but adjustment of Offset does NOT affect the Gain. Therefore the Gain should be optimised first. The Offset should only be adjusted once the Gain has been set.

Fig 7 shows the variation of Video Offset with value of RO, for a fixed value of RT and RG =  $1k5\Omega$ . Fig 8 shows the variation of Video Slope with value of RG, for a fixed value of RT and RO =  $1k5\Omega$ .

The Video amplifier incorporates temperature compensation for Video gain (Slope). To ensure temperature stability for Video gain (Slope) over the operating temperature range, it is recommended that the resistors with identical temperature coefficients of resistance are used for RT and RG.

The Video amplifier does NOT incorporate temperature compensation for Video Offset. Although it is recommended that a resistor with identical temperature coefficient of resistance to RT be used for RO, it may be necessary to use an additional external temperature compensating network.

### b) Video performance

The Video-amplifier has a critically damped rise time of 16ns (10% - 90%). In order to achieve this transient performance, it is important to ensure that:-

i) the resistor connected to Trim reference (pin 18), has a nominal resistance of  $1.5k\Omega$ , with a parasitic capacitance LESS than 5pF.

ii) the load applied to the Video Output (pin 13) does NOT exceed  $200\Omega$  resistance in parallel with 20 pF. Also, the following decoupling should be incorporated:-

i) The Video Output <sub>VCC</sub> (pin 14) should be decoupled with a 10nF capacitor to the RETURN line from the video load, connected to Video GND (pin 16), avoiding any common impedance path.

ii) The Video Output Vee (pin 12) should be decoupled with a 10nF capacitor DIRECTLY to Video-Output  $_{\rm VCC}$  (pin 14).

### 2) PS13201 AS A LOG AMPLIFIER with RF output buffer disabled (pin 8 floating)

If the PS13201 is to be used as a logarithmic successive detection amplifier only, with no requirement for a limited RF Output, the RF input (pins 27 and 28) can be driven EITHER differentially or single ended from a  $50\Omega$  source. If being used with a single ended input, the SIGNAL should be applied to pin 27 and the RETURN should be connected to pin 28, as shown in the Application circuit diagram in Fig 5.

The PS13201 is VERY stable when used in this way. Although not a crucial requirement, it is recommended that the device should be mounted using a ground plane.

### 3) PS13201 AS A LOG/LIMITING AMPLIFIER- with RF Output-Buffer ENABLED (pin 8 connected to GND)

If the PS13201 is to be used as a limiting or Log/limiting amplifier with a requirement for a Limited RF Output signal, care is required in the layout of components and connections around the device to ensure stability. The following precautions should be observed (refer to Application circuit diagram in Fig. 6):-



a) The device should be mounted on a ground plane, ensuring that the impedance between the ground plane and ALL the GND pins is kept as low as possible. If a multilayer PCB is used where the ground plane is connected to the GND pins using through-plated holes (vias), it is essential to ensure that the vias have a very low impedance. ALL supply decoupling capacitors should be RF chip capacitors whose leads should be kept as short as possible.

b) The RF  $_{VEE}$  connections (pins 3,5,7,11,20,22,24,26) should be connected to a low impedance copper plane. A two layer PCB should help to achieve this.

c) The RF input (pins 27 and 28) should be driven with a balanced source impedance. One way of achieving this is to use an **isolating** BALUN transformer ( $50\Omega$  UNBALANCED  $50\Omega$  BALANCED) connected between the signal source and the RF input pins. (e.g. Mini circuits TT1–6, TO –75). The device stability is VERY sensitive to an imbalance of the differential source impedance at pins 27 and 28. Use of a transmission line BALUN though, is NOT recommended.

d) The RF Output connections (pins 9 and 10) should each be loaded with matched impedances ideally  $50\Omega$  transmission lines. The RF Output lines leading away from the device should be balanced. Driving highly reactive SWR loads is NOT recommended as these can encourage device instability, as can an imbalance of the differential load impedance at pins 9 and 10.

e) The RF Output connections (pins 9 and 10) are DC coupled, and ideally the output pins should be capacitively coupled to their loads using 1nF capacitors. However the RF Outputs can drive a DC load to GND and a DC offset of approx. 400mV will exist on each RF Output pin. IT WILL NOT BE POSSIBLE TO DISABLE THE RF OUTPUT BUFFER UNDER THESE CONDITIONS.

f) The RF output (pins 9 and 10) has a tendency to limit on self noise, particularly at low ambient temperatures (-55°C), when the RF output buffer is enabled.

NOTE that this will effect the limiting range as the gain of the RF output buffer will reduce as the amount of noise limiting increases.

If required the limited RF Output can be attenuated using an attenuation network as shown in fig. 9. Under these conditions the effective RF Output currents will be reduced, allowing the device to operate with a greater margin of stability. It may be possible to run the device without a BALUN transformer on the RF input if the total output impedance on the RF Output >>  $50\Omega$ , and the attenuation components are mounted as close as possible to the RF Output connections (pins 9 and 10). The RF input connection could then be configured as in Fig 5.






Fig.5 Application circuit successive detection logarithmic function only





Fig.6 Application circuit - Log / Limiting function








Fig.9 Network for attenuating limited RF output



# A PRACTICAL APPLICATION FOR THE PS13201AS A LOG/LIMITING AMPLIFIER

The PS13201, with the RF Output-Buffer ENABLED, has a large limited RF Output level (0dBm on each of two RF Output pins (9 and10)) and a wide RF bandwidth (450MHz) in a small 28 pin Miniature Ceramic S.O package. As a result, there is a tendency for the device to become unstable unless care is used in the application.

The PCB layout for a "PS13201 DEMONSTRATION BOARD" in Fig. 11 has proved reliably stable. The PCB is a double layer Fibre epoxy board which uses SMDs where possible. A circuit diagram for the Demonstration PCB appears in Fig. 10.

The following points should be noted when this application is realised practically:-

- 1. A wire needs to connect the two pads connected to pins 14 and 15 of the PS13201, to allow +5V to appear at both pins.
- 2. ALL the GND connections to the PS13201 are made through the PCB to a Ground plane on the bottom side. It is important to ensure that the impedance of each of these connections is kept to an absolute minimum to prevent instability. If these connections are achieved using through plated holes, it is recommended that they are filled with solder to lower their impedance.
- 3. The PCB is configured to accept SMA, SMB or SMC connectors for the RF input, RF Output and Video Output connections. These can be changed if necessary to an alternative type, but it is vital to ensure that the ground plane is solidly connected to the Guard Ring which surrounds the RF Output tracks.
- 4. The PCB is configured to accept a small surface mounting DC isolating BALUN transformer (e.g VANGUARD VE43666, available from Vanguard Electronics Company Inc, 1480 West 178th St. GARDENA, C.A. 90248, U.S.A. Tel:- U.S.A. (213) 323 4100) to couple a signal into the RF input connections (pins 27 and 28). It is NOT recommended to attempt operating the PS13201 with the RF Output Buffer enabled, WITHOUT using an input BALUN, although it may be possible, provided the input source impedance to both pins 27 and 28 remains balanced. The centre tap of the secondary winding of the transformer should be soldered to the small ground plane on the upper side of the PCB.
- 5. The RF Output connection to the PCB is from pin 9 of the PS13201 only, with pin 10 being terminated on the PCB using a 510 resistor. It is important to ensure that both pin 9 and10 are terminated with equal impedances.
- 6. The RF Output Buffer can be enabled by soldering a link (LK) between pin 8 of the PS13201 and the adjacent guard track around the RF Output lines. Similarly, the buffer can be disabled by removing the same link. When the buffer is disabled, the following components can be omitted:-
- 7. 1nF capacitors (C1, C2)
- 8. 10nF capacitor (C8)
- 9. 510 resistor (RFO)
- 10. The Slope (gain) and Offset of the Video Output can be adjusted using two 1K<sub>0</sub> trimmers, provision for which is included in the PCB layout.
- 11. The plots in Fig. 12 to fig. 23 are typical of the performance of PS13201 devices used with the PCB layout detailed in Fig.11.








Fig. 10 PS13201 demonstration board circuit design












Fig.12 Video O/P vs CW input level at 325MHz across temperature ( $V_{cc}$  = +5.0V,  $V_{ee}$  = -5.0V)






Fig.13 Video O/P log-error, (referenced to single straight line measured at 325MHz, +25°C, 5.0V PSUs) across temperature










Fig.15 Video log error, (referenced to single straight line measured at 325MHz, 25°C,






Fig.16 Linear gain (-70dBm I/P)





Fig.17 RF input  $\rightarrow$  output limiting transfer characteristic at Frequency = 100MHz












Fig.19 RF input  $\rightarrow$  output limiting transfer characteristic at Frequency = 500MHz











Fig.21 Limiting phase (300MHz) normalised at -30dBm

Data Sheet 210892 issue 3











Fig.23 Typical input impedance normalised to 50Ω - 20dBm I/P level

PS13201





Data Sheet 210892 issue 3

Plessey Semiconductors Ltd. Design & Technology Centre, Delta 500, Delta Business Park, Great Western Way, Swindon, UK SN5 7XETel: +44 1793 518000Fax: +44 1793 518030Web: www.plesseysemi.com Web: www.plesseysemi.com 24 PS13201 Schematic Diagram




	] 1 46 45 44 43 ] 2 ] 3	42	41 40 39 38	37 36	35 34 33 32 47 48 49 50 51	31 30	29 28	27 26 25 24 23
5 	\$ 7 8 9 10 11	12	13 14 15 16	5.480r	) 52 17 18 10 nm	19 20	21 22	0 SCAL
		TERN	IINALS ((X) DENOTE	S MC P	ACKAGE PIN NU	MBER)		
1	Video O/P (13)		VEE 5A (22)	5 MC P 27			V <sub>EE</sub> 5B (7)	
1					Test point			? GND ((
	Video O/P (13)	14	V <sub>EE</sub> 5A (22)	27	Test point V <sub>EE</sub> 1B (3)	40	RF BUF O/F	-
2	Video O/P (13) Video O/P V <sub>CC</sub> (14)	14 15	V <sub>EE</sub> 5A (22) V <sub>EE</sub> 4A (22)	27 28	Test point V <sub>EE</sub> 1B (3) GND 1B (4)	40 41	RF BUF O/F	GND (
2 3	Video O/P (13) Video O/P V <sub>CC</sub> (14) Gain V <sub>CC</sub> (15)	14 15 16	V <sub>EE</sub> 5A (22) V <sub>EE</sub> 4A (22) GND 4B (23)	27 28 29 30	Test point V <sub>EE</sub> 1B (3) GND 1B (4)	40 41 42 43	RF BUF O/F RF BUF O/F	9 GND ((
2 3 4	Video O/P (13) Video O/P V <sub>CC</sub> (14) Gain V <sub>CC</sub> (15) Video GND (16)	14 15 16 17	V <sub>EE</sub> 5A (22) V <sub>EE</sub> 4A (22) GND 4B (23) GND 3A (23) V <sub>EE</sub> 3A (24)	27 28 29 30 31	Test point V <sub>EE</sub> 1B (3) GND 1B (4) GND 2B (4)	40 41 42 43 44	RF BUF O/F RF BUF O/F RF O/P - (9	9 GND (8 ) 0)
2 3 4 5	Video O/P (13) Video O/P V <sub>CC</sub> (14) Gain V <sub>CC</sub> (15) Video GND (16) Offset ADJ (17)	14 15 16 17 18	V <sub>EE</sub> 5A (22) V <sub>EE</sub> 4A (22) GND 4B (23) GND 3A (23) V <sub>EE</sub> 3A (24)	27 28 29 30 31	Test point V <sub>EE</sub> 1B (3) GND 1B (4) GND 2B (4) V <sub>EE</sub> 2A (5) V <sub>EE</sub> 3A (5)	40 41 42 43 44	RF BUF O/F RF BUF O/P RF O/P - (9) RF O/P + (1) RF BUF O/P	9 GND (8 ) 0) 9 V <sub>EE</sub> (1
2 3 4 5 6	Video O/P (13) Video O/P V <sub>CC</sub> (14) Gain V <sub>CC</sub> (15) Video GND (16) Offset ADJ (17) Trim REF (18)	14 15 16 17 18 19	V <sub>EE</sub> 5A (22) V <sub>EE</sub> 4A (22) GND 4B (23) GND 3A (23) V <sub>EE</sub> 3A (24) V <sub>EE</sub> 2A (24)	27 28 29 30 31 32 33	Test point V <sub>EE</sub> 1B (3) GND 1B (4) GND 2B (4) V <sub>EE</sub> 2A (5) V <sub>EE</sub> 3A (5)	40 41 42 43 44 45	RF BUF O/F RF BUF O/F RF O/P - (9) RF O/P + (1) RF BUF O/P Video O/P V	9 GND (8 ) 0) 9 V <sub>EE</sub> (1
2 3 4 5 6 7	$\label{eq:video} Video O/P (13) \\ \hline Video O/P V_{CC} (14) \\ \hline Gain V_{CC} (15) \\ \hline Video GND (16) \\ \hline Offset ADJ (17) \\ \hline Trim REF (18) \\ \hline Gain ADJ (19) \\ \hline \end{array}$	14 15 16 17 18 19 20	V <sub>EE</sub> 5A (22) V <sub>EE</sub> 4A (22) GND 4B (23) GND 3A (23) V <sub>EE</sub> 3A (24) V <sub>EE</sub> 2A (24) GND 2A (25)	27 28 29 30 31 32 33	Test point V <sub>EE</sub> 1B (3) GND 1B (4) GND 2B (4) V <sub>EE</sub> 2A (5) V <sub>EE</sub> 3A (5) GND 3B (6) Test point	40 41 42 43 44 45 46	RF BUF O/F RF BUF O/F RF O/P - (9) RF O/P + (1) RF BUF O/F Video O/P V	9 GND (8 ) 0) 9 V <sub>EE</sub> (11
2 3 4 5 6 7 8	Video O/P (13) Video O/P V <sub>CC</sub> (14) Gain V <sub>CC</sub> (15) Video GND (16) Offset ADJ (17) Trim REF (18) Gain ADJ (19) Gain V <sub>EE</sub> (20)	14 15 16 17 18 19 20 21	V <sub>EE</sub> 5A (22) V <sub>EE</sub> 4A (22) GND 4B (23) GND 3A (23) V <sub>EE</sub> 3A (24) V <sub>EE</sub> 2A (24) GND 2A (25) GND 1A (25)	27 28 29 30 31 32 33 33 34	Test point V <sub>EE</sub> 1B (3) GND 1B (4) GND 2B (4) V <sub>EE</sub> 2A (5) V <sub>EE</sub> 3A (5) GND 3B (6) Test point Test point	40 41 42 43 44 45 46 47	RF BUF O/F RF BUF O/P RF O/P - (9) RF O/P + (1) RF BUF O/F Video O/P V Test point Test point	9 GND (8 ) 0) 9 V <sub>EE</sub> (11
2 3 4 5 6 7 8 9 10	Video O/P (13) Video O/P V <sub>CC</sub> (14) Gain V <sub>CC</sub> (15) Video GND (16) Offset ADJ (17) Trim REF (18) Gain ADJ (19) Gain V <sub>EE</sub> (20) Test point	14 15 16 17 18 19 20 21 21 22 23	V <sub>EE</sub> 5A (22) V <sub>EE</sub> 4A (22) GND 4B (23) GND 3A (23) V <sub>EE</sub> 3A (24) V <sub>EE</sub> 2A (24) GND 2A (25) GND 1A (25) V <sub>EE</sub> 1A (26)	27 28 29 30 31 32 33 34 35	Test point V <sub>EE</sub> 1B (3) GND 1B (4) GND 2B (4) V <sub>EE</sub> 2A (5) V <sub>EE</sub> 3A (5) GND 3B (6) Test point Test point Test point	40 41 42 43 44 45 46 47 48	RF BUF O/F RF BUF O/F RF O/P - (9) RF O/P + (1) RF BUF O/F Video O/P V Test point Test point Test point	9 GND (8 ) 0) 9 V <sub>EE</sub> (11
2 3 4 5 6 7 8 9 10	Video O/P (13) Video O/P V <sub>CC</sub> (14) Gain V <sub>CC</sub> (15) Video GND (16) Offset ADJ (17) Trim REF (18) Gain ADJ (19) Gain V <sub>EE</sub> (20) Test point Test point	14 15 16 17 18 19 20 21 21 22 23	V <sub>EE</sub> 5A (22) V <sub>EE</sub> 4A (22) GND 4B (23) GND 3A (23) V <sub>EE</sub> 3A (24) V <sub>EE</sub> 2A (24) GND 2A (25) GND 1A (25) V <sub>EE</sub> 1A (26) Test point	27 28 29 30 31 32 33 34 35 36	Test point   V <sub>EE</sub> 1B (3)   GND 1B (4)   GND 2B (4)   V <sub>EE</sub> 2A (5)   V <sub>EE</sub> 3A (5)   GND 3B (6)   Test point   Test point   Test point   Test point   Test point	40 41 42 43 44 45 46 47 48 49	RF BUF O/F RF BUF O/F RF O/P - (9) RF O/P + (1) RF BUF O/F Video O/P V Test point Test point Test point	9 GND (8 ) 0) 9 V <sub>EE</sub> (11


1. All pads with square cross–section =120 $\mu m \times 120 \mu m$ 2. All pads with octagonal cross–section =100 $\mu m \times 100 \mu m$ 3. Chip is passivated with polyimide

### Fig. 25 PS13201 pad map for bare IC dice





Outline Drawing for 28 Lead S.O. (VAC)



### Package Outline for 28 lead SOIC (ceramic) (0.150" Body Width)



### For further information about this and other products, please visit: www.plesseysemiconductors.com

#### Legal Notice

Product information provided by Plessey Semiconductors Limited ("Plessey") in this document is believed to be correct and accurate. Plessey reserves the right to change/ correct the specifications and other data or information relating to products without notice but Plessey accepts no liability for errors that may appear in this document, howsoever occuring, or liability arising from the use or application of any information or data provided herein. Neither the supply of such information, nor the purchase or use of products conveys any licence or permission under patent, copyright, trademark or other intellectual property right of Plessey or third parties.

Products sold by Plessey are subject to its standard Terms and Conditions of Sale that are available on request. No warranty is given that products do not infringe the intellectual property rights of third parties, and furthermore, the use of products in certain ways or in combination with Plessey, or non-Plessey furnished equipments/components may infringe intellectual property rights of Plessey.

The purpose of this document is to provide information only and it may not be used, applied or reproduced (in whole or in part) for any purpose nor be taken as a representation relating to the products in question. No warranty or guarantee express or implied is made concerning the capability, performance or suitability of any product, and information concerning possible applications or methods of use is provided for guidance only and not as a recommendation. The user is solely responsible for determining the performance and suitability of the product in any application and checking that any specification or data it seeks to rely on has not been superceded.

Products are intended for normal commercial applications. For applications requiring unusual environmental requirements, extended temperature range, or high reliability capability (eg military, or medical applications), special processing/testing/conditions of sale may be available on application to Plessey.